• Wafer Level Through Silicon Via format combined with mBGA format backside connections.
• Single die array format on a interposer substrate combined with mBGA format backside connections.
• Multiple die array format on a interposer substrate combined with mBGA format backside connection.